Sciweavers

2784 search results - page 439 / 557
» Instruction Level Parallelism
Sort
View
ICIP
2009
IEEE
16 years 4 months ago
Optimal Power Allocation For Minimizing Visual Distortion Over Mimo Communication Systems
A recent dynamic increase in demand for wireless multimedia services has greatly accelerated the research on cross layer optimization techniques for transmitting multimedia data o...
HPCA
2003
IEEE
16 years 3 months ago
Caches and Hash Trees for Efficient Memory Integrity
We study the hardware cost of implementing hash-tree based verification of untrusted external memory by a high performance processor. This verification could enable applications s...
Blaise Gassend, G. Edward Suh, Dwaine E. Clarke, M...
ISCAS
2007
IEEE
122views Hardware» more  ISCAS 2007»
15 years 9 months ago
Multi-Channel Coherent Detection for Delay-Insensitive Model-Free Adaptive Control
— A mixed-signal architecture for continuous-time multidimensional model-free optimization is presented. It is based on multi-channel coherent modulation and detection that relia...
Dimitrios N. Loizos, Paul-Peter Sotiriadis, Gert C...
ISPASS
2007
IEEE
15 years 9 months ago
Performance Impact of Unaligned Memory Operations in SIMD Extensions for Video Codec Applications
—Although SIMD extensions are a cost effective way to exploit the data level parallelism present in most media applications, we will show that they had have a very limited memory...
Mauricio Alvarez, Esther Salamí, Alex Ram&i...
ISPDC
2007
IEEE
15 years 9 months ago
Selection of Optimal Computing Platforms through the Suitability Measure
Selection of spaceborne computing platforms requires balance among several competing factors. Traditional performance analysis techniques are illsuited for this purpose due to the...
Shean T. McMahon, Isaac D. Scherson