Sciweavers

2784 search results - page 64 / 557
» Instruction Level Parallelism
Sort
View
IPPS
2008
IEEE
16 years 17 days ago
Evaluation and tuning of the Level 3 CUBLAS for graphics processors
Sergio Barrachina, Maribel Castillo, Francisco D. ...
IPPS
2007
IEEE
16 years 13 days ago
High-Level Synthesis of HW Tasks Targeting Run-Time Reconfigurable FPGAs
Maik Boden, Thomas Fiebig, Torsten Meibner, Steffe...
136
Voted
IPPS
2007
IEEE
16 years 13 days ago
DejaVu: Transparent User-Level Checkpointing, Migration, and Recovery for Distributed Systems
In this paper, we present a new fault tolerance system called DejaVu for transparent and automatic checkpointing, migration, and recovery of parallel and distributed applications....
Joseph F. Ruscio, Michael A. Heffner, Srinidhi Var...
ICS
1998
Tsinghua U.
15 years 10 months ago
A General Algorithm for Tiling the Register Level
Marta Jiménez, José M. Llaberí...
PDIS
1996
IEEE
15 years 10 months ago
Distributed Multi-Level Recovery in Main-Memory Databases
Philip Bohannon, James Parker, Rajeev Rastogi, S. ...