59 search results - page 10 / 12 » Instruction Pre-Processing in Trace Processors |
105
click to vote
PPOPP
2006
ACM
15 years 5 months ago
2006
ACM
This work presents a general methodology for estimating the performance of an HPC workload when running on a future hardware architecture. Further, it demonstrates the methodology...
MASCOTS
1997
15 years 1 months ago
1997
We describe a method for performance analysis of large software systems that combines a fast instruction-set simulator with off-line detailed analysis of segments of the execution...
105
click to vote
APCSAC
2005
IEEE
15 years 5 months ago
2005
IEEE
Conditional branch induced control hazards cause significant performance loss in modern out-of-order superscalar processors. Dynamic branch prediction techniques help alleviate th...
MICRO
2008
IEEE
15 years 6 months ago
2008
IEEE
As the number of transistors integrated on a chip continues to increase, a growing challenge is accurately modeling performance in the early stages of processor design. Analytical...
JSA
2000
14 years 11 months ago
2000
Integrating processors and main memory is a promising approach to increase system performance. Such integration provides very high memory bandwidth that can be exploited efficientl...