731 search results - page 60 / 147 » Interconnect modeling for improved system-level design optim... |
101
Voted
IPPS
2009
IEEE
15 years 7 months ago
2009
IEEE
Experimental validation and testing of solutions designed for heterogeneous environment is a challenging issue. Wrekavoc is a tool for performing such validation. It runs unmodiï¬...
121
Voted
DATE
2009
IEEE
15 years 7 months ago
2009
IEEE
—We present an optimal methodology for dynamic voltage scheduling problem in the presence of realistic assumption such as leakage-power and intra-task overheads. Our contribution...
89
Voted
ISQED
2003
IEEE
15 years 5 months ago
2003
IEEE
— The design of an efficient monolithic buck converter is presented in this paper. A low swing MOSFET gate drive technique is proposed that improves the efficiency characteristic...
104
click to vote
ET
2002
15 years 11 days ago
2002
Test access mechanisms (TAMs) and test wrappers are integral parts of a system-on-chip (SOC) test architecture. Prior research has concentrated on only one aspect of the TAM/wrappe...
127
click to vote
IDEAS
2003
IEEE
15 years 5 months ago
2003
IEEE
We propose a new storage model called MBSM (Multiresolution Block Storage Model) for laying out tables on disks. MBSM is intended to speed up operations such as scans that are typ...