555 search results - page 50 / 111 » Iris Recognition Algorithm Optimized for Hardware Implementa... |
147
click to vote
ISCA
2012
IEEE
13 years 5 months ago
2012
IEEE
Modern memory controllers employ sophisticated address mapping, command scheduling, and power management optimizations to alleviate the adverse effects of DRAM timing and resource...
120
Voted
ICCAD
1994
IEEE
15 years 7 months ago
1994
IEEE
We consider the problem of performance driven lookup-table (LUT) based technology mapping for FPGAs using a general delay model. In the general delay model, each interconnection e...
126
click to vote
FPGA
2005
ACM
15 years 8 months ago
2005
ACM
We introduce a 64-bit ANSI/IEEE Std 754-1985 floating point design of a hardware matrix multiplier optimized for FPGA implementations. A general block matrix multiplication algor...
138
click to vote
IPPS
2010
IEEE
15 years 1 months ago
2010
IEEE
Local search (LS) algorithms are among the most powerful techniques for solving computationally hard problems in combinatorial optimization. These algorithms could be viewed as &q...
118
click to vote
ISCAS
2005
IEEE
15 years 8 months ago
2005
IEEE
— Simulated Evolution (SimE) is a sound stochastic approximation algorithm based on the principles of adaptation. If properly engineered it is possible for SimE to reach nearopti...