Sciweavers

248 search results - page 28 / 50
» Layered Switching for Networks on Chip
Sort
View
IPPS
2007
IEEE
15 years 6 months ago
Speculative Flow Control for High-Radix Datacenter Interconnect Routers
High-radix switches are desirable building blocks for large computer interconnection networks, because they are more suitable to convert chip I/O bandwidth into low latency and lo...
Cyriel Minkenberg, Mitchell Gusat
INFOCOM
2006
IEEE
15 years 5 months ago
Multistage Constructions of Linear Compressors, Non-Overtaking Delay Lines, and Flexible Delay Lines
— Queueing theory is generally known as the theory to study the performance of queues. In this paper, we are interested in another aspect of queueing theory, the theory to constr...
Cheng-Shang Chang, Yi-Ting Chen, Jay Cheng, Duan-S...
107
Voted
JOIN
2006
128views more  JOIN 2006»
14 years 11 months ago
Galo: a Deployable Framework for Providing Better than Best-Effort Quality of Service
In this paper we propose a deployable approach to improving QoS by using a generic, extendable, overlay architecture; the Generalized Application Layer Overlay (GALO). The goals of...
Raheem A. Beyah, Raghupathy Sivakumar, John A. Cop...
INTEGRATION
2008
183views more  INTEGRATION 2008»
14 years 11 months ago
Network-on-Chip design and synthesis outlook
With the growing complexity in consumer embedded products, new tendencies forecast heterogeneous Multi-Processor SystemsOn-Chip (MPSoCs) consisting of complex integrated component...
David Atienza, Federico Angiolini, Srinivasan Mura...
JCNS
2010
100views more  JCNS 2010»
14 years 6 months ago
Methods for predicting cortical UP and DOWN states from the phase of deep layer local field potentials
During anesthesia, slow-wave sleep and quiet wakefulness, neuronal membrane potentials collectively switch between de- and hyperpolarized levels, the cortical UP and DOWN states. P...
Aman B. Saleem, Paul Chadderton, John Apergis-Scho...