Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
1342
search results - page 61 / 269
»
MEMS Design And Verification
Sort
relevance
views
votes
recent
update
View
thumb
title
54
click to vote
DAC
1998
ACM
117
views
Computer Architecture
»
more
DAC 1998
»
Functional Verification of Large ASICs
15 years 10 months ago
Download
www.cs.ucr.edu
Adrian Evans, Allan Silburt, Gary Vrckovnik, Thane...
claim paper
Read More »
62
click to vote
DAC
1999
ACM
131
views
Computer Architecture
»
more
DAC 1999
»
Verification of a Microprocessor Using Real World Applications
15 years 10 months ago
Download
ics.kaist.ac.kr
You-Sung Chang, Seungjong Lee, In-Cheol Park, Chon...
claim paper
Read More »
54
click to vote
DAC
2000
ACM
106
views
Computer Architecture
»
more
DAC 2000
»
Verification of configurable processor cores
15 years 10 months ago
Download
cadal.cse.nsysu.edu.tw
Gülbin Ezer, Marinés Puig-Medina, Pavl...
claim paper
Read More »
54
click to vote
DAC
2005
ACM
106
views
Computer Architecture
»
more
DAC 2005
»
A generic micro-architectural test plan approach for microprocessor verification
15 years 10 months ago
Download
cadal.cse.nsysu.edu.tw
Allon Adir, Hezi Azatchi, Eyal Bin, Ofer Peled, Ki...
claim paper
Read More »
73
click to vote
DAC
1996
ACM
148
views
Computer Architecture
»
more
DAC 1996
»
RTL Emulation: The Next Leap in System Verification
15 years 2 months ago
Download
www.cs.york.ac.uk
ion. Production use of text-based methodology has enabled designers to capture designs of hundreds of thousands of gates using graphic ESDA tools. Source: Data Quest (Verilog/VHDL ...
Sanjay Sawant, Paul Giordano
claim paper
Read More »
« Prev
« First
page 61 / 269
Last »
Next »