Sciweavers

1184 search results - page 149 / 237
» Memory Design for Constrained Dynamic Optimization Problems
Sort
View
ASPDAC
2005
ACM
81views Hardware» more  ASPDAC 2005»
15 years 4 months ago
Power estimation starategies for a low-power security processor
In this paper, we present the power estimation methodologies for the development of a low-power security processor that contains significant amount of logic and memory. For the lo...
Yen-Fong Lee, Shi-Yu Huang, Sheng-Yu Hsu, I-Ling C...
94
Voted
DAC
2002
ACM
16 years 3 months ago
Constraint-driven communication synthesis
Constraint-driven Communication Synthesis enables the automatic design of the communication architecture of a complex system from a library of pre-defined Intellectual Property (I...
Alessandro Pinto, Luca P. Carloni, Alberto L. Sang...
ISCA
2012
IEEE
260views Hardware» more  ISCA 2012»
13 years 4 months ago
A case for exploiting subarray-level parallelism (SALP) in DRAM
Modern DRAMs have multiple banks to serve multiple memory requests in parallel. However, when two requests go to the same bank, they have to be served serially, exacerbating the h...
Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Li...
SECON
2008
IEEE
15 years 8 months ago
Breath: A Self-Adapting Protocol for Wireless Sensor Networks in Control and Automation
—The novel cross-layer protocol Breath for wireless sensor networks is designed, implemented, and experimentally evaluated. The Breath protocol is based on randomized routing, MA...
Pan Gun Park, Carlo Fischione, Alvise Bonivento, K...
LCPC
2009
Springer
15 years 7 months ago
A Balanced Approach to Application Performance Tuning
Abstract. Current hardware trends place increasing pressure on programmers and tools to optimize scientific code. Numerous tools and techniques exist, but no single tool is a pana...
Souad Koliai, Stéphane Zuckerman, Emmanuel ...