68 search results - page 4 / 14 » Memory Hierarchy Management for Iterative Graph Structures |
133
click to vote
ISCA
2005
IEEE
15 years 5 months ago
2005
IEEE
With the ability to place large numbers of transistors on a single silicon chip, manufacturers have begun developing chip multiprocessors (CMPs) containing multiple processor core...
103
click to vote
ASPLOS
2010
ACM
15 years 6 months ago
2010
ACM
DRAM is facing severe scalability challenges in sub-45nm technology nodes due to precise charge placement and sensing hurdles in deep-submicron geometries. Resistive memories, suc...
105
click to vote
ICDM
2005
IEEE
15 years 5 months ago
2005
IEEE
Organizing textual documents into a hierarchical taxonomy is a common practice in knowledge management. Beside textual features, the hierarchical structure of directories reflect...
CODES
2003
IEEE
15 years 4 months ago
2003
IEEE
NAND flash memory has become an indispensable component in mobile embedded systems because of its versatile features such as non-volatility, solid-state reliability, low cost and ...
CLOUDCOM
2009
Springer
15 years 3 months ago
2009
Springer
Workflows are modeled as hierarchically structured directed acyclic graphs in which vertices represent computational tasks, referred to as requests, and edges represent precedent c...