Sciweavers

3202 search results - page 142 / 641
» Memory access scheduling
Sort
View
191
Voted
AAAI
2011
14 years 4 months ago
A Functional Analysis of Historical Memory Retrieval Bias in the Word Sense Disambiguation Task
Effective access to knowledge within large declarative memory stores is one challenge in the development and understanding of long-living, generally intelligent agents. We focus o...
Nate Derbinsky, John E. Laird
SPAA
2009
ACM
16 years 5 months ago
Brief announcement: selfishness in transactional memory
In order to be efficient with selfish programmers, a multicore transactional memory (TM) system must be designed such that it is compatible with good programming incentives (GPI),...
Raphael Eidenbenz, Roger Wattenhofer
ARCS
2009
Springer
15 years 11 months ago
Evaluating CMPs and Their Memory Architecture
Abstract. Many-core processor architectures require scalable solutions that reflect the locality and power constraints of future generations of technology. This paper presents a CM...
Chris R. Jesshope, Mike Lankamp, Li Zhang
IEEEPACT
2000
IEEE
15 years 9 months ago
Region Formation Analysis with Demand-Driven Inlining for Region-Based Optimization
Region-based compilation repartitions a program into more desirable compilation units for optimization and scheduling, particularly beneficial for ILP architectures. With region-...
Tom Way, Ben Breech, Lori L. Pollock
ISORC
2003
IEEE
15 years 10 months ago
The Event-Triggered and Time-Triggered Medium-Access Methods
The processes of accessing a shared communication media have been extensively researched in the dependability and real-time area. For embedded systems, the primary approaches have...
Vilgot Claesson, Cecilia Ekelin, Neeraj Suri