Sciweavers

3202 search results - page 230 / 641
» Memory access scheduling
Sort
View
NIPS
2003
15 years 7 months ago
Dopamine Modulation in a Basal Ganglio-cortical Network Implements Saliency-based Gating of Working Memory
Dopamine exerts two classes of effect on the sustained neural activity in prefrontal cortex that underlies working memory. Direct release in the cortex increases the contrast of p...
Aaron J. Gruber, Peter Dayan, Boris S. Gutkin, Sar...
148
Voted
SAC
2008
ACM
15 years 5 months ago
Exploiting program cyclic behavior to reduce memory latency in embedded processors
In this work we modify the conventional row buffer allocation mechanism used in DDR2 SDRAM banks to improve average memory latency and overall processor performance. Our method as...
Ehsan Atoofian, Amirali Baniasadi
CODES
2011
IEEE
14 years 6 months ago
Memory controllers for high-performance and real-time MPSoCs: requirements, architectures, and future trends
Designing memory controllers for complex real-time and highperformance multi-processor systems-on-chip is challenging, since sufficient capacity and (real-time) performance must b...
Benny Akesson, Po-Chun Huang, Fabien Clermidy, Den...
125
Voted
SC
2009
ACM
16 years 1 months ago
Increasing memory miss tolerance for SIMD cores
Manycore processors with wide SIMD cores are becoming a popular choice for the next generation of throughput oriented architectures. We introduce a hardware technique called “di...
David Tarjan, Jiayuan Meng, Kevin Skadron
IEEEPACT
2009
IEEE
16 years 25 days ago
Architecture Support for Improving Bulk Memory Copying and Initialization Performance
—Bulk memory copying and initialization is one of the most ubiquitous operations performed in current computer systems by both user applications and Operating Systems. While many...
Xiaowei Jiang, Yan Solihin, Li Zhao, Ravishankar I...