Sciweavers

3202 search results - page 38 / 641
» Memory access scheduling
Sort
View
ATS
2002
IEEE
101views Hardware» more  ATS 2002»
15 years 6 months ago
An Access Timing Measurement Unit of Embedded Memory
As the deep sub-micron techniques evolving, embedded memories are dominating the yield, while the testing and measurement issues are more difficult due to the access limitations. ...
Shu-Rong Lee, Ming-Jun Hsiao, Tsin-Yuan Chang
ICC
2007
IEEE
143views Communications» more  ICC 2007»
15 years 8 months ago
A Stochastic Framework for Scheduling in Wireless Packet Access Networks
— We put forth a unified framework for downlink and uplink scheduling of multiple connections with diverse qualityof-service requirements, where each connection transmits using ...
Xin Wang, Georgios B. Giannakis
ASPDAC
2001
ACM
137views Hardware» more  ASPDAC 2001»
15 years 5 months ago
Optimized address assignment for DSPs with SIMD memory accesses
This paper deals with address assignment in code generation for digital signal processors (DSPs) with SIMD (single instruction multiple data) memory accesses. In these processors ...
Markus Lorenz, David Koffmann, Steven Bashford, Ra...
ISCA
2012
IEEE
248views Hardware» more  ISCA 2012»
13 years 4 months ago
Watchdog: Hardware for safe and secure manual memory management and full memory safety
Languages such as C and C++ use unsafe manual memory management, allowing simple bugs (i.e., accesses to an object after deallocation) to become the root cause of exploitable secu...
Santosh Nagarakatte, Milo M. K. Martin, Steve Zdan...
SPAA
2000
ACM
15 years 6 months ago
Algorithmic foundations for a parallel vector access memory system
This paper presents mathematical foundations for the design of a memory controller subcomponent that helps to bridge the processor/memory performance gap for applications with str...
Binu K. Mathew, Sally A. McKee, John B. Carter, Al...