3202 search results - page 92 / 641 » Memory access scheduling |
141
click to vote
FPL
2000
Springer
15 years 8 months ago
2000
Springer
Abstract. This paper presents an innovative architecture for a reconfigurable device that allows single cycle context switching and single cycle random access to the unified on-chi...
161
click to vote
IPPS
2010
IEEE
15 years 1 months ago
2010
IEEE
We present a novel architecture of a communication engine for non-coherent distributed shared memory systems. The shared memory is composed by a set of nodes exporting their memory...
166
click to vote
DASFAA
2011
IEEE
14 years 8 months ago
2011
IEEE
Flash memories are considered a competitive alternative to rotating disks as non-volatile data storage for database management systems. However, even if the Flash Translation Layer...
135
click to vote
DATE
2009
IEEE
15 years 11 months ago
2009
IEEE
Multi-core architectures are increasingly being adopted in the design of emerging complex embedded systems. Key issues of designing such systems are on-chip interconnects, memory a...
135
click to vote
ICS
2005
Tsinghua U.
15 years 10 months ago
2005
Tsinghua U.
With the increasing performance gap between the processor and the memory, the importance of caches is increasing for high performance processors. However, with reducing feature si...