Sciweavers

1992 search results - page 132 / 399
» Memory modeling for system synthesis
Sort
View
CODES
2006
IEEE
15 years 12 months ago
System-level power-performance trade-offs in bus matrix communication architecture synthesis
System-on-chip communication architectures have a significant impact on the performance and power consumption of modern multiprocessor system-on-chips (MPSoCs). However, customiza...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...
EMSOFT
2001
Springer
15 years 10 months ago
An Implementation of Scoped Memory for Real-Time Java
Abstract. This paper presents our experience implementing the memory management extensions in the Real-Time Specification for Java. These extensions are designed to given real-tim...
William S. Beebee, Martin C. Rinard
ICCD
2001
IEEE
124views Hardware» more  ICCD 2001»
16 years 2 months ago
High-Level Power Modeling of CPLDs and FPGAs
In this paper, we present a high-level power modeling technique to estimate the power consumption of reconfigurable devices such as complex programmable logic devices (CPLDs) and ...
Li Shang, Niraj K. Jha
ICPR
2006
IEEE
16 years 7 months ago
Real Time Tracking for 3D Realistic Lip Animation
This article deals with facial segmentation and liptracking with feedback control for real-time animation of a synthetic 3D face model. Classical approaches consist in two success...
Brice Beaumesnil, Franck Luthon
CONCUR
2005
Springer
15 years 11 months ago
Games Where You Can Play Optimally Without Any Memory
Abstract. Reactive systems are often modelled as two person antagonistic games where one player represents the system while his adversary represents the environment. Undoubtedly, t...
Hugo Gimbert, Wieslaw Zielonka