Sciweavers

1992 search results - page 79 / 399
» Memory modeling for system synthesis
Sort
View
DT
2006
113views more  DT 2006»
15 years 1 months ago
The Challenges of Synthesizing Hardware from C-Like Languages
at their abstractions are similar to data types and operations supplied by conventional processors. A core principle of BCPL is its memory model: an The Challenges of Synthesizing ...
Stephen A. Edwards
ICDIM
2008
IEEE
15 years 8 months ago
A holographic associative memory recommender system
We describe a recommender system based on Dynamically Structured Holographic Memory (DSHM), a cognitive model of associative memory that uses holographic reduced representations a...
Matthew Rutledge-Taylor, Andre Vellino, Robert L. ...
SSS
2010
Springer
128views Control Systems» more  SSS 2010»
14 years 12 months ago
On Transactional Scheduling in Distributed Transactional Memory Systems
We present a distributed transactional memory (TM) scheduler called Bi-interval that optimizes the execution order of transactional operations to minimize conflicts. Bi-interval c...
Junwhan Kim, Binoy Ravindran
CDC
2009
IEEE
114views Control Systems» more  CDC 2009»
15 years 6 months ago
A computable type theory for control systems
— In this paper, we develop a theory of computable types suitable for the study of control systems. The theory uses type-two effectivity as the underlying computational model, bu...
Pieter Collins
ISLPED
1999
ACM
86views Hardware» more  ISLPED 1999»
15 years 5 months ago
Power macro-models for DSP blocks with application to high-level synthesis
Abstract – In this paper, we propose a modeling approach for the average power consumption of macro-blocks that are typically used in digital signal processing (DSP) systems, suc...
Subodh Gupta, Farid N. Najm