Sciweavers

1222 search results - page 51 / 245
» Mistreatment-resilient distributed caching
Sort
View
ICPADS
2002
IEEE
15 years 4 months ago
Evaluating and Improving Performance of Multimedia Applications on Simultaneous Multi-Threading
This paper presents the study and results of running several core multimedia applications on a simultaneous multithreading (SMT) architecture, including some detailed analysis ran...
Yen-Kuang Chen, Eric Debes, Rainer Lienhart, Matth...
IPPS
2002
IEEE
15 years 4 months ago
On Reliable and Scalable Peer-to-Peer Web Document Sharing
We propose a peer-to-peer Web document sharing technique, called “Browsers-Aware Proxy Server”. In this design, a proxy server connecting to a group of networked clients maint...
Li Xiao, Xiaodong Zhang, Zhichen Xu
IPPS
2000
IEEE
15 years 4 months ago
Using Time Skewing to Eliminate Idle Time due to Memory Bandwidth and Network Limitations
Time skewing is a compile-time optimization that can provide arbitrarily high cache hit rates for a class of iterative calculations, given a sufficient number of time steps and s...
David Wonnacott
IPPS
2010
IEEE
14 years 9 months ago
Exploiting inter-thread temporal locality for chip multithreading
Multi-core organizations increasingly support multiple threads per core. Threads on a core usually share a single first-level data cache, so thread schedulers must try to minimize ...
Jiayuan Meng, Jeremy W. Sheaffer, Kevin Skadron
ICCD
2004
IEEE
129views Hardware» more  ICCD 2004»
15 years 8 months ago
Cache Array Architecture Optimization at Deep Submicron Technologies
A cache access time model, PRACTICS (PRedictor of Access and Cycle TIme for Cache Stack), has been developed to optimize the memory array architecture for the minimum access and c...
Annie (Yujuan) Zeng, Kenneth Rose, Ronald J. Gutma...