Sciweavers

422 search results - page 51 / 85
» Model Checking TLA Specifications
Sort
View
CAI
2006
Springer
14 years 9 months ago
Formal Verification of Security Model Using SPR Tool
In this paper, formal verification methodologies and the SPR (Safety Problem Resolver) model checking tool are used for verifying a security model's safety. The SPR tool makes...
Il-Gon Kim, Miyoung Kang, Jin-Young Choi, Peter D....
DSD
2004
IEEE
129views Hardware» more  DSD 2004»
15 years 1 months ago
Functional Validation of Programmable Architectures
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current Systemon-Chip design metho...
Prabhat Mishra, Nikil D. Dutt
ECMDAFA
2007
Springer
100views Hardware» more  ECMDAFA 2007»
15 years 3 months ago
Reverse Engineering Models from Traces to Validate Distributed Systems - An Industrial Case Study
The paper targets the applicability of model-driven methodologies to the validation of complex systems and presents a case study of a mobile radio network. Validation relies on the...
Andreas Ulrich, Alexandre Petrenko
ICESS
2005
Springer
15 years 3 months ago
Formalization of fFSM Model and Its Verification
PeaCE(Ptolemy extension as a Codesign Environment) was developed for the hardware and software codesign framework which allows us to express both data flow and control flow. The fF...
Sachoun Park, Gihwon Kwon, Soonhoi Ha
ACSC
2004
IEEE
15 years 1 months ago
Formalization of UML Statechart Models Using Concurrent Regular Expressions
The Unified Modeling Language (UML) is widely used in the software development process for specification of system based on the object-oriented paradigm. Thought the current versi...
S. Jansamak, A. Surarerks