Sciweavers

130 search results - page 16 / 26
» Model Checking of Analog Systems using an Analog Specificati...
Sort
View
IRI
2005
IEEE
15 years 3 months ago
Issues of hierarchical heterogeneous modeling in component reusability
Heterogeneous systems are systems that obey different functioning laws. For instance, during the design of embedded systems, it is generally necessary to study both the controller...
Aimé Mokhoo Mbobi, Frédéric B...
JSA
2008
131views more  JSA 2008»
14 years 9 months ago
Formal verification of ASMs using MDGs
We present a framework for the formal verification of abstract state machine (ASM) designs using the multiway decision graphs (MDG) tool. ASM is a state based language for describ...
Amjad Gawanmeh, Sofiène Tahar, Kirsten Wint...
POPL
2005
ACM
15 years 10 months ago
Synthesis of interface specifications for Java classes
While a typical software component has a clearly specified (static) interface in terms of the methods and the input/output types they support, information about the correct sequen...
P. Madhusudan, Pavol Cerný, Rajeev Alur, Wo...
FMSD
2006
131views more  FMSD 2006»
14 years 9 months ago
Specification and analysis of the AER/NCA active network protocol suite in Real-Time Maude
This paper describes the application of the Real-Time Maude tool and the Maude formal methodology to the specification and analysis of the AER/NCA suite of active network multicast...
Peter Csaba Ölveczky, José Meseguer, C...
CMSB
2006
Springer
15 years 1 months ago
Type Inference in Systems Biology
Type checking and type inference are important concepts and methods of programming languages and software engineering. Type checking is a way to ensure some level of consistency, d...
François Fages, Sylvain Soliman