Sciweavers

733 search results - page 80 / 147
» Model Reuse through Hardware Design Patterns
Sort
View
ATVA
2007
Springer
134views Hardware» more  ATVA 2007»
15 years 1 months ago
Formal Modeling and Verification of High-Availability Protocol for Network Security Appliances
One of the prerequisites for information society is secure and reliable communication among computing systems. Accordingly, network security appliances become key components of inf...
Moonzoo Kim
MCS
2008
Springer
14 years 9 months ago
Parameter identification and model verification in systems of partial differential equations applied to transdermal drug deliver
The purpose of this paper is to present some numerical tools which facilitate the interpretation of simulation or data fitting results and which allow to compute optimal experimen...
Klaus Schittkowski
ISQED
2010
IEEE
126views Hardware» more  ISQED 2010»
14 years 11 months ago
Modeling and verification of industrial flash memories
We present a method to abstract, formalize, and verify industrial flash memory implementations. Flash memories contain specialized transistors, e.g., floating gate and split gate d...
Sandip Ray, Jayanta Bhadra, Thomas Portlock, Ronal...
DATE
2007
IEEE
173views Hardware» more  DATE 2007»
15 years 4 months ago
Analytical router modeling for networks-on-chip performance analysis
Networks-on-Chip (NoCs) have recently emerged as a scalable alternative to classical bus and point-to-point architectures. To date, performance evaluation of NoC designs is largel...
Ümit Y. Ogras, Radu Marculescu
DATE
2004
IEEE
152views Hardware» more  DATE 2004»
15 years 1 months ago
A Design Methodology for the Exploitation of High Level Communication Synthesis
In this paper we analyse some methodological concerns that have to be faced in a design flow which contains automatic synthesis phases from high-level, system descriptions. In par...
Francesco Bruschi, Massimo Bombana