Sciweavers

6862 search results - page 1306 / 1373
» Modeling Parallel Applications Performance on Heterogeneous ...
Sort
View
POPL
2009
ACM
16 years 15 days ago
Feedback-directed barrier optimization in a strongly isolated STM
Speed improvements in today's processors have largely been delivered in the form of multiple cores, increasing the importance of ions that ease parallel programming. Software...
Nathan Grasso Bronson, Christos Kozyrakis, Kunle O...
ICCAD
2006
IEEE
99views Hardware» more  ICCAD 2006»
15 years 8 months ago
Information theoretic approach to address delay and reliability in long on-chip interconnects
With shrinking feature size and growing integration density in the Deep Sub-Micron technologies, the global buses are fast becoming the “weakest-links” in VLSI design. They ha...
Rohit Singhal, Gwan S. Choi, Rabi N. Mahapatra
SI3D
2010
ACM
15 years 6 months ago
Interactive volume caustics in single-scattering media
Volume caustics are intricate illumination patterns formed by light first interacting with a specular surface and subsequently being scattered inside a participating medium. Alth...
Wei Hu, Zhao Dong, Ivo Ihrke, Thorsten Grosch, Guo...
ICMCS
2000
IEEE
84views Multimedia» more  ICMCS 2000»
15 years 4 months ago
Multi-modal Interaction in the Age of Information Appliances
The coming millenium will be characterized by the availability of multiple information appliances that make ubiquitous information access an accepted fact of life. The ability to ...
Stéphane H. Maes, T. V. Raman
TCAD
2010
124views more  TCAD 2010»
14 years 6 months ago
A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms
Abstract--This paper presents a GALS-compatible circuitswitched on-chip network that is well suited for use in many-core platforms targeting streaming DSP and embedded applications...
Anh Thien Tran, Dean Nguyen Truong, Bevan M. Baas
« Prev « First page 1306 / 1373 Last » Next »