Sciweavers

2779 search results - page 260 / 556
» Modelling Immunological Memory
Sort
View
ICCAD
2007
IEEE
164views Hardware» more  ICCAD 2007»
16 years 1 months ago
Architectural power models for SRAM and CAM structures based on hybrid analytical/empirical techniques
— The need to perform power analysis in the early stages of the design process has become critical as power has become a major design constraint. Embedded and highperformance mic...
Xiaoyao Liang, Kerem Turgay, David Brooks
TASE
2007
IEEE
15 years 10 months ago
Model Checking Software at Compile Time
Software has been under scrutiny by the verification community from various angles in the recent past. There are two major algorithmic approaches to ensure the correctness of and...
Ansgar Fehnker, Ralf Huuck, Patrick Jayet, Michel ...
VTC
2007
IEEE
15 years 10 months ago
Modeling UpLink Power Control with Outage Probabilities
We investigate models for uplink interference in wireless systems. Our models account for the effects of outage probabilities. Such an accounting requires a nonlinear, even nonco...
Kenneth L. Clarkson, K. Georg Hampel, John D. Hobb...
DATE
2003
IEEE
112views Hardware» more  DATE 2003»
15 years 9 months ago
Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0
The concept of a SOC platform architecture introduces the concept of a communication infrastructure. In the transaction-level a finite set of architecture components (memories, ar...
Marco Caldari, Massimo Conti, Massimo Coppola, Ste...
PADS
1996
ACM
15 years 8 months ago
Design of High Level Modelling / High Performance Simulation Environments
Advances in massively parallel platforms are increasing the prospects for high performance discrete event simulation. Still the di culty in parallel programming persists and there...
Bernard P. Zeigler, Doohwan Kim