Sciweavers

    575 search results - page 27 / 115
    » Multi-Valued Logic Synthesis
    Sort
    View
    TCAD
    2008
    92views more  TCAD 2008»
    IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level
    14 years 9 months ago
    IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level
    Download  hvg.ece.concordia.ca
    Abstract--This paper proposes an adaptive watermarking technique by modulating some closed cones in an originally optimized logic network (master design) for technology mapping. Th...
    Aijiao Cui, Chip-Hong Chang, Sofiène Tahar
    claim paper
    Read More »
    ICCAD
    2009
    IEEE
    87views Hardware» more  ICCAD 2009»
    The synthesis of combinational logic to generate probabilities
    14 years 7 months ago
    The synthesis of combinational logic to generate probabilities
    Download  www.mriedel.ece.umn.edu
    As CMOS devices are scaled down into the nanometer regime, concerns about reliability are mounting. Instead of viewing nanoscale characteristics as an impediment, technologies suc...
    Weikang Qian, Marc D. Riedel, Kia Bazargan, David ...
    claim paper
    Read More »
    ICCAD
    2007
    IEEE
    164views Hardware» more  ICCAD 2007»
    Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates
    15 years 6 months ago
    Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates
    Download  www.ee.ucla.edu
    — Small gates, such as AND2, XOR2 and MUX2, have been mixed with lookup tables (LUTs) inside the programmable logic block (PLB) to reduce area and power and increase performance ...
    Yu Hu, Satyaki Das, Steven Trimberger, Lei He
    claim paper
    Read More »
    ICCD
    2006
    IEEE
    96views Hardware» more  ICCD 2006»
    Synthesis of Regular Logic Bricks for Robust IC Design
    15 years 6 months ago
    Synthesis of Regular Logic Bricks for Robust IC Design
    Download  iccd.et.tudelft.nl
    Kim Yaw Tong, Lawrence T. Pileggi
    claim paper
    Read More »
    ICCAD
    2002
    IEEE
    98views Hardware» more  ICCAD 2002»
    Topologically constrained logic synthesis
    15 years 6 months ago
    Topologically constrained logic synthesis
    Download  www.eecs.berkeley.edu
    Subarnarekha Sinha, Alan Mishchenko, Robert K. Bra...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2025, USA.