Sciweavers

583 search results - page 60 / 117
» NAS Parallel Benchmark Results
Sort
View
IPPS
2007
IEEE
15 years 6 months ago
Using Rewriting Logic to Match Patterns of Instructions from a Compiler Intermediate Form to Coarse-Grained Processing Elements
This paper presents a new and retargetable method to identify patterns of instructions with direct support in coarsegrained processing elements (PEs). The method uses a three-addr...
Carlos Morra, João M. P. Cardoso, Jürg...
ICMCS
2006
IEEE
152views Multimedia» more  ICMCS 2006»
15 years 5 months ago
Muli-Issue Multi-Threaded Stream Processor
The MISP Processor is a programmable media processor which supports multi-issuing, multi-threading and stream processing techniques. MISP executes applications that have been mapp...
Somayeh Sardashti, Hamid Reza Ghasemi, Omid Fatemi
IPPS
2006
IEEE
15 years 5 months ago
An automated development framework for a RISC processor with reconfigurable instruction set extensions
By coupling a reconfigurable hardware to a standard processor, high levels of flexibility and adaptability are achieved. However, this approach requires modifications to the compi...
Nikolaos Vassiliadis, George Theodoridis, Spiridon...
IPPS
2006
IEEE
15 years 5 months ago
On consistency maintenance in service discovery
Communication and node failures degrade the ability of a service discovery protocol to ensure Users receive the correct service information when the service changes. We propose th...
Vasughi Sundramoorthy, Pieter H. Hartel, Hans Scho...
IPPS
2005
IEEE
15 years 5 months ago
NUMA-Aware Java Heaps for Server Applications
We introduce a set of techniques to both measure and optimize memory access locality of Java applications running on cc-NUMA servers. These techniques work at the object level and...
Mustafa M. Tikir, Jeffrey K. Hollingsworth