Sciweavers

357 search results - page 19 / 72
» No new wires
Sort
View
77
Voted
ISCC
2005
IEEE
116views Communications» more  ISCC 2005»
15 years 6 months ago
TPA: A Transport Protocol for Ad Hoc Networks
Several previous works have shown that TCP exhibits poor performance in Mobile Ad Hoc Networks (MANETs). The ultimate reason for this is that MANETs behave in a significantly diff...
Giuseppe Anastasi, Emilio Ancillotti, Marco Conti,...
VLSI
2005
Springer
15 years 5 months ago
Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits
Quasi delay insensitive circuits are functionally independent of delays in gates and wires (except for some particular wires). Such asynchronous circuits offer high robustness but...
Bertrand Folco, Vivian Brégier, Laurent Fes...
ICCD
1999
IEEE
99views Hardware» more  ICCD 1999»
15 years 4 months ago
Efficient Crosstalk Estimation
With the reducing distances between wires in deep submicron technologies, coupling capacitances are becoming significant as their magnitude becomes comparable to the area capacita...
Martin Kuhlmann, Sachin S. Sapatnekar, Keshab K. P...
79
Voted
CAV
1999
Springer
92views Hardware» more  CAV 1999»
15 years 4 months ago
Latency Insensitive Protocols
The theory of latency insensitive design is presented as the foundation of a new correct by construction methodology to design very large digital systems by assembling blocks of In...
Luca P. Carloni, Kenneth L. McMillan, Alberto L. S...
108
Voted
ASPDAC
2008
ACM
150views Hardware» more  ASPDAC 2008»
15 years 2 months ago
Constraint-free analog placement with topological symmetry structure
Abstract-- In analog circuits, blocks need to be placed symmetrically to satisfy the devices matching. Different from the existing constraint-driven approaches, the proposed topolo...
Qing Dong, Shigetoshi Nakatake