Sciweavers

204 search results - page 26 / 41
» Nonuniform Banking for Reducing Memory Energy Consumption
Sort
View
NETWORKING
2007
14 years 11 months ago
Delivery Guarantees in Predictable Disruption Tolerant Networks
This article studies disruption tolerant networks (DTNs) where each node knows the probabilistic distribution of contacts with other nodes. It proposes a framework that allows one ...
Jean-Marc François, Guy Leduc
86
Voted
SAC
2009
ACM
15 years 2 months ago
Impact of function inlining on resource-constrained embedded systems
With the development of computer systems, function inlining schemes were used to reduce execution time while increasing codes. In embedded systems such as wireless sensor nodes, t...
Bongjae Kim, Sangho Yi, Yookun Cho, Jiman Hong
DCC
2008
IEEE
14 years 11 months ago
Design and Implementation of a High-Performance Microprocessor Cache Compression Algorithm
Researchers have proposed using hardware data compression units within the memory hierarchies of microprocessors in order to improve performance, energy efficiency, and functional...
Xi Chen, Lei Yang, Haris Lekatsas, Robert P. Dick,...
101
Voted
ISCA
2012
IEEE
281views Hardware» more  ISCA 2012»
13 years 2 days ago
LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems
Memory system reliability is a serious and growing concern in modern servers. Existing chipkill-level memory protection mechanisms suffer from several drawbacks. They activate a l...
Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev B...
64
Voted
DATE
2004
IEEE
147views Hardware» more  DATE 2004»
15 years 1 months ago
Automatic Tuning of Two-Level Caches to Embedded Applications
The power consumed by the memory hierarchy of a microprocessor can contribute to as much as 50% of the total microprocessor system power, and is thus a good candidate for optimiza...
Ann Gordon-Ross, Frank Vahid, Nikil Dutt