Sciweavers

226 search results - page 22 / 46
» On Tool Integration in High-Performance FPGA Design Flows
Sort
View
EWC
2000
94views more  EWC 2000»
14 years 9 months ago
A Model for the Flow of Design Information in Product Development
The complexity of modern products and design tools has made the exchange of design information more complex. It is widely recognised that the seamless capture, storage, and retriev...
Steven B. Shooter, Walid Keirouz, Simon Szykman, S...
SLIP
2009
ACM
15 years 4 months ago
Floorplan-based FPGA interconnect power estimation in DSP circuits
A novel high-level approach for estimating power consumption of global interconnects in data-path oriented designs implemented in FPGAs is presented. The methodology is applied to...
Ruzica Jevtic, Carlos Carreras, Vukasin Pejovic
FPL
1998
Springer
106views Hardware» more  FPL 1998»
15 years 1 months ago
Acceleration of Satisfiability Algorithms by Reconfigurable Hardware
Abstract. We present different architectures to solve Boolean satisfiability problems in instance-specific hardware. A simulation of these architectures shows that for examples fro...
Marco Platzner, Giovanni De Micheli
FPL
2001
Springer
107views Hardware» more  FPL 2001»
15 years 2 months ago
Gambit: A Tool for the Simultaneous Placement and Detailed Routing of Gate-Arrays
In this paper we present a new method of integrating the placement and routing stages in the physical design of channel-based architectures, and present the first implementation o...
John Karro, James P. Cohoon
IPPS
2006
IEEE
15 years 3 months ago
FPGA implementation of a license plate recognition SoC using automatically generated streaming accelerators
Modern FPGA platforms provide the hardware and software infrastructure for building a bus-based System on Chip (SoC) that meet the applications requirements. The designer can cust...
Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan L...