1444 search results - page 197 / 289 » On Variations of Power Iteration |
105
click to vote
ISCAS
2008
IEEE
15 years 10 months ago
2008
IEEE
—A 333MHz-1GHz all-digital multiphase delay-locked loop with precise multi-phase output has been designed with TSMC 130nm CMOS technology model. A modified binary search algorith...
110
click to vote
DSD
2006
IEEE
15 years 10 months ago
2006
IEEE
Modern day applications require use of multi-processor systems for reasons of scalability and power efficiency. As more and more applications are integrated on a single device, m...
121
click to vote
GLVLSI
2006
IEEE
15 years 10 months ago
2006
IEEE
A new circuit technique based on a single PMOS sleep transistor and a dual threshold voltage CMOS technology is proposed in this paper for simultaneously reducing subthreshold and...
167
click to vote
IOLTS
2006
IEEE
15 years 10 months ago
2006
IEEE
So far, performance and reliability of circuits have been determined by worst-case characterization of silicon and environmental noise. As new deep sub-micron technologies exacerb...
176
click to vote
MTDT
2006
IEEE
15 years 10 months ago
2006
IEEE
This paper highlights the cell current characterization of a low leakage 6T SRAM by adjusting the threshold voltages of the transistors in the memory array to reduce the standby p...