Sciweavers

2674 search results - page 57 / 535
» On architecture transparency in operating systems
Sort
View
RTSS
2007
IEEE
15 years 4 months ago
Implementing Hybrid Operating Systems with Two-Level Hardware Interrupts
In this paper, we propose to implement hybrid operating systems based on two-level hardware interrupts. To separate real-time and non-real-time hardware interrupts by hardware, we...
Miao Liu, Zili Shao, Meng Wang, Hongxing Wei, Tian...
EUROSYS
2008
ACM
15 years 6 months ago
30 seconds is not enough!: a study of operating system timer usage
The basic system timer facilities used by applications and OS kernels for scheduling timeouts and periodic activities have remained largely unchanged for decades, while hardware a...
Simon Peter, Andrew Baumann, Timothy Roscoe, Paul ...
IPPS
2007
IEEE
15 years 4 months ago
Base Operating System Provisioning and Bringup for a Commercial Supercomputer
Commercial Scale-Out is a new research project at IBM Research. Its main goal is to investigate and develop technologies for the use of large scale parallelism in commercial appli...
David Daly, Jong Hyuk Choi, José E. Moreira...
ISLPED
2009
ACM
132views Hardware» more  ISLPED 2009»
15 years 4 months ago
Enabling ultra low voltage system operation by tolerating on-chip cache failures
Extreme technology integration in the sub-micron regime comes with a rapid rise in heat dissipation and power density for modern processors. Dynamic voltage scaling is a widely us...
Amin Ansari, Shuguang Feng, Shantanu Gupta, Scott ...
EUROPAR
2007
Springer
15 years 3 months ago
Hardware Transactional Memory with Operating System Support, HTMOS
Abstract. Hardware Transactional Memory (HTM) gives software developers the opportunity to write parallel programs more easily compared to any previous programming method, and yiel...
Sasa Tomic, Adrián Cristal, Osman S. Unsal,...