10718 search results - page 140 / 2144 » On the Circuit Implementation Problem |
144
Voted
ICCAD
1994
IEEE
15 years 7 months ago
1994
IEEE
A simple extension of the critical path method is presented which allows more accurate optimization of circuits with level-sensitive latches. The extended formulation provides a s...
139
click to vote
ICCD
2007
IEEE
16 years 20 days ago
2007
IEEE
Hybrid nanoelectronics are emerging as one viable option to sustain the Moore’s Law after the CMOS scaling limit is reached. One main design challenge in hybrid nanoelectronics ...
121
click to vote
ICCAD
2008
IEEE
15 years 10 months ago
2008
IEEE
— To save power consumption, it has been shown that the clock signal can be gated without changing the functionality under certain clock-gating conditions. We observe that the cl...
120
click to vote
CCECE
2006
IEEE
15 years 9 months ago
2006
IEEE
Integrated Q-enhanced RF LC filters using negative resistances implemented using cross coupled pairs frequently suffer from poor linearity performance. Several linearization met...
132
Voted
ISQED
2006
IEEE
15 years 9 months ago
2006
IEEE
We propose an accurate architecture-level power estimation method for SRAM memories. This hybrid method is composed of an analytical part for dynamic power estimation and a circui...