895 search results - page 139 / 179 » On-line optimal timing control of switched systems |
106
click to vote
CDC
2009
IEEE
15 years 6 months ago
2009
IEEE
Abstract— Power dissipation has constrained the performance boosting of modern computer systems in the past decade. Dynamic power management (DPM) has been implemented in many sy...
142
click to vote
QUESTA
2010
14 years 8 months ago
2010
Consider a multiclass stochastic network with state dependent service rates and arrival rates describing bandwidth-sharing mechanisms as well as admission control and/or load bala...
143
click to vote
CF
2006
ACM
15 years 5 months ago
2006
ACM
Traditionally, cache coherence in large-scale shared-memory multiprocessors has been ensured by means of a distributed directory structure stored in main memory. In this way, the ...
110
click to vote
ICASSP
2011
IEEE
14 years 5 months ago
2011
IEEE
We consider the design of linear precoding filters with respect to the minimum mean square error (MMSE) criterion for systems that employ an additional scalar gain next to a fix...
120
click to vote
DAC
2001
ACM
16 years 2 months ago
2001
ACM
This paper presents LOTTERYBUS, a novel high-performance communication architecture for system-on-chip (SoC) designs. The LOTTERYBUS architecture was designed to address the follo...