Sciweavers

2703 search results - page 396 / 541
» Optimizing memory transactions
Sort
View
115
Voted
DATE
2006
IEEE
116views Hardware» more  DATE 2006»
15 years 9 months ago
Adaptive data placement in an embedded multiprocessor thread library
— Embedded multiprocessors pose new challenges in the design and implementation of embedded software. This has led to the need for programming interfaces that expose the capabili...
Phillip Stanley-Marbell, Kanishka Lahiri, Anand Ra...
SIPS
2006
IEEE
15 years 9 months ago
Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes
Abstract— In this paper, we propose partly parallel architectures based on optimal overlapped sum-product (OSP) decoding. To ensure high throughput and hardware utilization effi...
Ning Chen, Yongmei Dai, Zhiyuan Yan
108
Voted
CIMCA
2005
IEEE
15 years 9 months ago
Carnival - A low cost solution to Interactive Movie on Demand System
This paper aims at describing Carnival, a movie on demand system that provides Movie on demand service by implementing low cost storage architecture for movie storage server. Carn...
Sachin Agarwal 0002, Raman Mittal, Aayush Deep Gar...
122
Voted
CODES
2005
IEEE
15 years 9 months ago
Enhanced code density of embedded CISC processors with echo technology
Code density is an important issue in memory constrained systems. Some RISC processor, e.g. the THUMB extension in the ARM processor, supports aggressive code size reduction even ...
Youfeng Wu, Mauricio Breternitz Jr., Herbert H. J....
188
Voted
DATE
2005
IEEE
143views Hardware» more  DATE 2005»
15 years 9 months ago
Q-DPM: An Efficient Model-Free Dynamic Power Management Technique
When applying Dynamic Power Management (DPM) technique to pervasively deployed embedded systems, the technique needs to be very efficient so that it is feasible to implement the t...
Min Li, Xiaobo Wu, Richard Yao, Xiaolang Yan