2703 search results - page 444 / 541 » Optimizing memory transactions |
119
click to vote
GLOBECOM
2009
IEEE
15 years 4 months ago
2009
IEEE
Energy efficiency has become a critical concern in designing high speed packet classification engines for next generation routers. Although TCAM-based solutions can provide high th...
104
click to vote
SPAA
1995
ACM
15 years 4 months ago
1995
ACM
We study the problem of sorting on a parallel computer with limited communication bandwidth. By using the PRAM(m) model, where p processors communicate through a globally shared me...
112
click to vote
LCTRTS
2010
Springer
15 years 2 months ago
2010
Springer
DSP processors usually provide dedicated address generation units (AGUs) to assist address computation. By carefully allocating variables in the memory, DSP compilers take advanta...
121
Voted
VISSYM
2004
15 years 2 months ago
2004
This paper presents a simple approach for rendering isosurfaces of a scalar field. Using the vertex programming capability of commodity graphics cards, we transfer the cost of com...
114
click to vote
USENIX
1996
15 years 2 months ago
1996
This paper describes a new method for providingtransparent fault tolerance for parallel applications on a network of workstations. We have designed our method in the context of sh...