Sciweavers

1990 search results - page 232 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
MTV
2007
IEEE
121views Hardware» more  MTV 2007»
15 years 11 months ago
Chico: An On-chip Hardware Checker for Pipeline Control Logic
The widening gap between CPU complexity and verification capability is becoming increasingly more salient. It is impossible to completely verify the functionality of a modern mic...
Andrew DeOrio, Adam Bauserman, Valeria Bertacco
EDBT
2008
ACM
135views Database» more  EDBT 2008»
16 years 5 months ago
Minimizing latency and memory in DSMS: a unified approach to quasi-optimal scheduling
Data Stream Management Systems (DSMSs) must support optimized execution scheduling of multiple continuous queries on massive, and frequently bursty, data streams. Previous approac...
Yijian Bai, Carlo Zaniolo
ASPLOS
2010
ACM
15 years 11 months ago
Dynamic filtering: multi-purpose architecture support for language runtime systems
This paper introduces a new abstraction to accelerate the readbarriers and write-barriers used by language runtime systems. We exploit the fact that, dynamically, many barrier exe...
Tim Harris, Sasa Tomic, Adrián Cristal, Osm...
117
Voted
ICIP
2005
IEEE
16 years 6 months ago
Efficient neighborhood-based computations on regions using scans
Many basic computations can be done by means of iterative neighborhood-based calculations, including threshold, optimum, distance transform, contour closing, mathematical morpholo...
Alain Mérigot, Bertrand Ducourthial, Nicola...
ASPLOS
2010
ACM
15 years 11 months ago
Request behavior variations
A large number of user requests execute (often concurrently) within a server system. A single request may exhibit fluctuating hardware characteristics (such as instruction comple...
Kai Shen