1990 search results - page 255 / 398 » Optimizing the Instruction Cache Performance of the Operatin... |
176
click to vote
ASPLOS
2011
ACM
14 years 8 months ago
2011
ACM
Multicore processors have become ubiquitous in today’s systems, but exploiting the parallelism they offer remains difficult, especially for legacy application and applications ...
180
click to vote
ISCA
2012
IEEE
13 years 7 months ago
2012
IEEE
Hybrid processors are HW/SW co-designed processors that leverage blocked-execution, the execution of regions of instructions as atomic blocks, to facilitate aggressive speculative...
162
click to vote
SP
2009
IEEE
15 years 11 months ago
2009
IEEE
This paper describes the design, implementation and evaluation of Native Client, a sandbox for untrusted x86 native code. Native Client aims to give browser-based applications the...
134
click to vote
HICSS
1997
IEEE
15 years 8 months ago
1997
IEEE
The SB-PRAM is a massively parallel, uniform memory access (UMA) shared memory computer. The main ideas of the design are multithreading on instruction level, hashing of the addre...
175
click to vote
ICCD
2008
IEEE
16 years 1 months ago
2008
IEEE
— Embedded processors are required to achieve high performance while running on batteries. Thus, they must exploit all the possible means available to reduce energy consumption w...