1990 search results - page 277 / 398 » Optimizing the Instruction Cache Performance of the Operatin... |
165
click to vote
TJS
2002
15 years 3 months ago
2002
Abstract-The current trend in constructing high-performance computing systems is to connect a large number of machines via a fast interconnect or a large-scale network such as the ...
145
click to vote
CHES
2007
Springer
15 years 10 months ago
2007
Springer
Abstract. This paper discusses the state-of-the-art fast software implementation of block ciphers on Intel’s new microprocessor Core2, particularly concentrating on “bitslice i...
138
click to vote
ASPLOS
2010
ACM
15 years 10 months ago
2010
ACM
A traditional fixed-function graphics accelerator has evolved into a programmable general-purpose graphics processing unit over the last few years. These powerful computing cores...
139
click to vote
ISCA
2000
IEEE
15 years 8 months ago
2000
IEEE
Smaller feature sizes, reduced voltage levels, higher transistor counts, and reduced noise margins make future generations of microprocessors increasingly prone to transient hardw...
135
click to vote
PERCOM
2007
ACM
15 years 3 months ago
2007
ACM
In wireless sensor networks, poor performance or unexpected behavior may be experienced for several reasons, such as trivial deterioration of sensing hardware, unsatisfactory impl...