Sciweavers

1990 search results - page 91 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
CLUSTER
2008
IEEE
15 years 10 months ago
High message rate, NIC-based atomics: Design and performance considerations
—Remote atomic memory operations are critical for achieving high-performance synchronization in tightly-coupled systems. Previous approaches to implementing atomic memory operati...
Keith D. Underwood, Michael Levenhagen, K. Scott H...
137
Voted
ASPLOS
1998
ACM
15 years 8 months ago
Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors
Database applications such as online transaction processing (OLTP) and decision support systems (DSS) constitute the largest and fastest-growing segment of the market for multipro...
Parthasarathy Ranganathan, Kourosh Gharachorloo, S...
AMAST
2008
Springer
15 years 6 months ago
System Demonstration of Spiral: Generator for High-Performance Linear Transform Libraries
We demonstrate Spiral, a domain-specific library generation system. Spiral generates high performance source code for linear transforms (such as the discrete Fourier transform and ...
Yevgen Voronenko, Franz Franchetti, Fréd&ea...
ACSAC
1999
IEEE
15 years 8 months ago
A Middleware Approach to Asynchronous and Backward Compatible Detection and Prevention of ARP Cache Poisoning
This paper discusses the Address Resolution Protocol (ARP) and the problem of ARP cache poisoning. ARP cache poisoning is the malicious act, by a host in a LAN, of introducing a s...
Mahesh V. Tripunitara, Partha Dutta
143
Voted
HPCA
2000
IEEE
15 years 8 months ago
Impact of Chip-Level Integration on Performance of OLTP Workloads
With increasing chip densities, future microprocessor designs have the opportunity to integrate many of the traditional systemlevel modules onto the same chip as the processor. So...
Luiz André Barroso, Kourosh Gharachorloo, A...