1990 search results - page 93 / 398 » Optimizing the Instruction Cache Performance of the Operatin... |
144
click to vote
ERSA
2006
15 years 5 months ago
2006
The architecture and use of caches for two-level reconfigurable hardware is studied in this paper. The considered two-level reconfigurable hardware performs ordinary reconfiguratio...
129
click to vote
IPPS
2007
IEEE
15 years 10 months ago
2007
IEEE
The growing complexity of modern processors has made the development of highly efficient code increasingly difficult. Manually developing highly efficient code is usually expen...
151
click to vote
AINA
2003
IEEE
15 years 9 months ago
2003
IEEE
The use of mobile applications is increasing rapidly. Particularly, mobile applications for decision support systems, such as mobile datawarehouses, are very attractive. However, ...
145
click to vote
DSN
2009
IEEE
15 years 8 months ago
2009
IEEE
In large storage systems, it is crucial to protect data from loss due to failures. Erasure codes lay the foundation of this protection, enabling systems to reconstruct lost data w...
160
click to vote
MDM
2005
Springer
15 years 9 months ago
2005
Springer
Data access prediction has been proposed as a mechanism to overcome latency lag, and more recently as a means of conserving energy in mobile systems. We present a fully adaptive p...