Sciweavers

3836 search results - page 346 / 768
» Optimizing the Use of High Performance Software Libraries
Sort
View
CODES
2005
IEEE
15 years 11 months ago
Designing real-time H.264 decoders with dataflow architectures
High performance microprocessors are designed with generalpurpose applications in mind. When it comes to embedded applications, these architectures typically perform controlintens...
Youngsoo Kim, Suleyman Sair
155
Voted
EMSOFT
2005
Springer
15 years 11 months ago
Using de-optimization to re-optimize code
The nature of embedded systems development places a great deal of importance on meeting strict requirements in areas such as static code size, power consumption, and execution tim...
Stephen Hines, Prasad Kulkarni, David B. Whalley, ...
162
Voted
FPGA
2008
ACM
136views FPGA» more  FPGA 2008»
15 years 7 months ago
A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs
Functional full-system simulators are powerful and versatile research tools for accelerating architectural exploration and advanced software development. Their main shortcoming is...
Eric S. Chung, Eriko Nurvitadhi, James C. Hoe, Bab...
VR
2002
IEEE
158views Virtual Reality» more  VR 2002»
15 years 11 months ago
DIVERSE: A Framework for Building Extensible and Reconfigurable Device Independent Virtual Environments
We present DIVERSE, a highly modular collection of complimentary software packages designed to facilitate the creation of device independent virtual environments. DIVERSE is free/...
John T. Kelso, Lance E. Arsenault, Steven G. Satte...
CODES
2009
IEEE
15 years 7 months ago
A scalable parallel H.264 decoder on the cell broadband engine architecture
The H.264 video codec provides exceptional video compression while imposing dramatic increases in computational complexity over previous standards. While exploiting parallelism in...
Michael A. Baker, Pravin Dalale, Karam S. Chatha, ...