Sciweavers

217 search results - page 27 / 44
» POSIX modeling in SystemC
Sort
View
107
Voted
WOSP
2005
ACM
15 years 6 months ago
Modeling the performance of a NAT/firewall network service for the IXP2400
The evolution towards IP-aware access networks creates the possibility (and, indeed, the desirability) of additional network services, like firewalling or NAT, integrated into th...
Tom Verdickt, Wim Van de Meerssche, Koert Vlaeminc...
IPPS
2007
IEEE
15 years 6 months ago
A General Purpose Partially Reconfigurable Processor Simulator (PReProS)
An innovative technique to model and simulate partial and dynamic reconfigurable processors is presented in this paper. The basis for development is a SystemC kernel modified for ...
Alisson Vasconcelos De Brito, Matthias Kühnle...
115
Voted
DATE
2006
IEEE
119views Hardware» more  DATE 2006»
15 years 6 months ago
Performance evaluation for system-on-chip architectures using trace-based transaction level simulation
The ever increasing complexity and heterogeneity of modern System-on-Chip (SoC) architectures make an early and systematic exploration of alternative solutions mandatory. Efficien...
Thomas Wild, Andreas Herkersdorf, Rainer Ohlendorf
89
Voted
DSRT
2008
IEEE
15 years 6 months ago
Observability Checking to Enhance Diagnosis of Real Time Electronic Systems
This paper describes a new property checking approach in order to enhance the diagnosis ability of an electronic embedded system, included in an automotive application. We conside...
Manel Khlif, Mohamed Shawky
GLVLSI
2002
IEEE
108views VLSI» more  GLVLSI 2002»
15 years 5 months ago
Protected IP-core test generation
Design simplification is becoming necessary to respect the target time-to-market of SoCs, and this goal can be obtained by using predesigned IP-cores. However, their correct inte...
Alessandro Fin, Franco Fummi