5588 search results - page 425 / 1118 » Parallel Implementation of Bags |
147
click to vote
IPPS
2009
IEEE
15 years 11 months ago
2009
IEEE
Many image and signal processing kernels can be optimized for performance consuming a reasonable area by doing loops parallelization with extensive use of pipelining. This paper p...
138
click to vote
IPPS
2008
IEEE
15 years 11 months ago
2008
IEEE
This paper addresses nonclairvoyant and nonpreemptive online job scheduling in Grids. In the applied basic model, the Grid system consists of a large number of identical processor...
154
click to vote
IPPS
2007
IEEE
15 years 11 months ago
2007
IEEE
Over the years reconfigurable computing devices such as FPGAs have evolved from gate-level glue logic to complex reprogrammable processing architectures. However, the tools used f...
148
click to vote
SIPS
2007
IEEE
15 years 11 months ago
2007
IEEE
Motivated by the need for high throughput sphere decoding for multipleinput-multiple-output (MIMO) communication systems, we propose a parallel depth-first sphere decoding (PDSD)...
142
click to vote
ARITH
2005
IEEE
15 years 10 months ago
2005
IEEE
Saturating counters are a newly defined class of generalized parallel counters that provide the exact number of inputs which are equal to 1 only if this number is below a given t...