5553 search results - page 350 / 1111 » Parallel Implementation of Sch |
133
click to vote
HPCA
2006
IEEE
16 years 5 months ago
2006
IEEE
Transactional memory (TM) provides an easy-to-use and high-performance parallel programming model for the upcoming chip-multiprocessor systems. Several researchers have proposed a...
135
click to vote
CLUSTER
2006
IEEE
15 years 10 months ago
2006
IEEE
MPJ Express is a thread-safe Java messaging library that provides a full implementation
137
click to vote
PPOPP
2006
ACM
15 years 10 months ago
2006
ACM
IP forwarding is one of the main bottlenecks in Internet backbone routers, as it requires performing the longest-prefix match at 10Gbps speed or higher. IPv6 forwarding further ex...
113
click to vote
GLVLSI
1996
IEEE
15 years 9 months ago
1996
IEEE
A VLSI implementation of a programmable router schemefor parallel interconnectionnetwork architectures is presented in this paper. The router executes routing
152
click to vote
PVM
1997
Springer
15 years 9 months ago
1997
Springer
We present Ensemble, a message-passing implementation methodology, applied to PVM. Ensemble overcomes problems and complexities in developing applications in messagepassing enviro...