Sciweavers

5553 search results - page 398 / 1111
» Parallel Implementation of Sch
Sort
View
RECONFIG
2008
IEEE
122views VLSI» more  RECONFIG 2008»
15 years 11 months ago
Using a CSP Based Programming Model for Reconfigurable Processor Arrays
The growing trend towards adoption of flexible and heterogeneous, parallel computing architectures has increased the challenges faced by the programming community. We propose a me...
Zain-ul-Abdin, Bertil Svensson
AHS
2007
IEEE
210views Hardware» more  AHS 2007»
15 years 11 months ago
Evaluation of a New Platform For Image Filter Evolution
This paper describes a new FPGA implementation of a system for evolutionary image filter design. Three parallel search algorithms are compared. An optimal mutation rate and the q...
Zdenek Vasícek, Lukás Sekanina
121
Voted
ICC
2007
IEEE
15 years 11 months ago
A Simple Multistage Multiuser Receiver for UMTS-CDMA Systems
— In this paper, we present a new subsymbol-based multistage multiuser receiver using partial parallel interference cancellation (PPIC) scheme for uplink multirate wideband UMTS-...
Mohsen Ghotbi, Reza Sayyahi, M. Reza Soleymani
IPPS
2007
IEEE
15 years 11 months ago
A WSRF-Compliant Debugger for Grid Applications
Grid computing allows the utilization of vast computational resources for solving complex scientific and engineering problems. However, development tools for Grid applications are...
Donny Kurniawan, David Abramson
IPPS
2007
IEEE
15 years 11 months ago
Evaluation of Remote Memory Access Communication on the Cray XT3
This paper evaluates remote memory access (RMA) communication capabilities and performance on the Cray XT3. We discuss properties of the network hardware and Portals networking so...
Vinod Tipparaju, Andriy Kot, Jarek Nieplocha, Moni...