Sciweavers

462 search results - page 58 / 93
» Parallel algorithm for hardware implementation of inverse ha...
Sort
View
75
Voted
FPGA
2009
ACM
201views FPGA» more  FPGA 2009»
15 years 4 months ago
A high-performance FPGA architecture for restricted boltzmann machines
Despite the popularity and success of neural networks in research, the number of resulting commercial or industrial applications have been limited. A primary cause of this lack of...
Daniel L. Ly, Paul Chow
VLDB
2007
ACM
204views Database» more  VLDB 2007»
15 years 3 months ago
Optimization of Frequent Itemset Mining on Multiple-Core Processor
Multi-core processors are proliferated across different domains in recent years. In this paper, we study the performance of frequent pattern mining on a modern multi-core machine....
Eric Li, Li Liu
ICPR
2002
IEEE
15 years 10 months ago
A New Shape Transformation Approach to Handwritten Character Recognition
A new simple algorithm, based on dynamic programming is presented, for handwritten character recognition, with improved accuracy. The proposed Shape Transform (ST) approach is bas...
Nikos Liolios, Ergina Kavallieratou, Nikos Fakotak...
ERSA
2009
131views Hardware» more  ERSA 2009»
14 years 7 months ago
Acceleration of Optical-Flow Extraction Using Dynamically Reconfigurable ALU Arrays
An effective way to implement image processing applications is to use embedded processors with dynamically reconfigurable accelerator cores. The processing speed of these processor...
Hasitha Muthumala Waidyasooriya, Masanori Hariyama...
ERSA
2006
133views Hardware» more  ERSA 2006»
14 years 11 months ago
An FPGA based Co-Design Architecture for MIMO Lattice Decoders
MIMO systems have attracted great attentions because of their huge capacity. The hardware implementation of MIMO decoder becomes a challenging task as the complexity of the MIMO sy...
Cao Liang, Jing Ma, Xin-Ming Huang