Sciweavers

462 search results - page 61 / 93
» Parallel algorithm for hardware implementation of inverse ha...
Sort
View
FPGA
2009
ACM
343views FPGA» more  FPGA 2009»
15 years 4 months ago
Fpga-based face detection system using Haar classifiers
This paper presents a hardware architecture for face detection based system on AdaBoost algorithm using Haar features. We describe the hardware design techniques including image s...
Junguk Cho, Shahnam Mirzaei, Jason Oberg, Ryan Kas...
PPOPP
2010
ACM
15 years 4 months ago
Load balancing on speed
To fully exploit multicore processors, applications are expected to provide a large degree of thread-level parallelism. While adequate for low core counts and their typical worklo...
Steven Hofmeyr, Costin Iancu, Filip Blagojevic
IPPS
2003
IEEE
15 years 2 months ago
Some Modular Adders and Multipliers for Field Programmable Gate Arrays
This paper is devoted to the study of number representations and algorithms leading to efficient implementations of modular adders and multipliers on recent Field Programmable Ar...
Jean-Luc Beuchat
70
Voted
IPPS
2006
IEEE
15 years 3 months ago
Collective operations in NEC's high-performance MPI libraries
We give an overview of the algorithms and implementations in the high-performance MPI libraries MPI/SX and MPI/ES of some of the most important collective operations of MPI (the M...
Hubert Ritzdorf, Jesper Larsson Träff
IPPS
2005
IEEE
15 years 3 months ago
Overview of Air Traffic Control using an SIMD COTS system
Air Traffic Control is an important application with demanding real-time database processing requirements. Systems that have been implemented using current approaches have typical...
Stewart F. Reddaway, Will C. Meilander, Johnnie W....