Sciweavers

168 search results - page 8 / 34
» Parallel hardware objects for dynamically partial reconfigur...
Sort
View
IPPS
2005
IEEE
15 years 10 months ago
Dynamic Delay-Fault Injection for Reconfigurable Hardware
Modern internet and telephone switches consist of numerous VLSI-circuits operating at high frequencies to handle high bandwidths. It is beyond question that such systems must cont...
Bernhard Fechner
126
Voted
EH
1999
IEEE
122views Hardware» more  EH 1999»
15 years 9 months ago
The MorphoSys Dynamically Reconfigurable System-on-Chip
MorphoSys is a system-on-chip which combines a RISC processor with an array of reconfigurable cells. The important features of MorphoSys are coarse-grain granularity, dynamic reco...
Guangming Lu, Hartej Singh, Ming-Hau Lee, Nader Ba...
DFT
2006
IEEE
203views VLSI» more  DFT 2006»
15 years 11 months ago
Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead
This paper describes a methodology of creating a built-in diagnostic system of a System on Chip and experimental results of the system application on the AT94K FPSLIC with cores d...
Ondrej Novák, Zdenek Plíva, Jiri Jen...
GCC
2004
Springer
15 years 10 months ago
Distributed Object Group Framework with Dynamic Reconfigurability of Distributed Services
Abstract. In this paper, we constructed the Distributed Object Group Framework(DOGF) which is a reconfigurable architecture supporting dynamically adaptation of distributed service...
Chang-Sun Shin, Young-Jee Chung, Su-Chong Joo
ERSA
2009
185views Hardware» more  ERSA 2009»
15 years 2 months ago
Woolcano: An Architecture And Tool Flow For Dynamic Instruction Set Extension On Xilinx Virtex-4 FX
In this paper, we introduce the Woolcano reconfigurable processor architecture. The architecture is based on the Xilinx Virtex-4 FX FPGA and leverages the Auxiliary Processing Uni...
Mariusz Grad, Christian Plessl