Sciweavers

6897 search results - page 1259 / 1380
» Parallelization of Modular Algorithms
Sort
View
ICDCN
2010
Springer
15 years 9 months ago
Scheduling in Multi-Channel Wireless Networks
Abstract. The availability of multiple orthogonal channels in a wireless network can lead to substantial performance improvement by alleviating contention and interference. However...
Vartika Bhandari, Nitin H. Vaidya
LCTRTS
2010
Springer
15 years 9 months ago
Elastic computing: a framework for transparent, portable, and adaptive multi-core heterogeneous computing
Over the past decade, system architectures have started on a clear trend towards increased parallelism and heterogeneity, often resulting in speedups of 10x to 100x. Despite numer...
John Robert Wernsing, Greg Stitt
FPGA
2009
ACM
201views FPGA» more  FPGA 2009»
15 years 9 months ago
A high-performance FPGA architecture for restricted boltzmann machines
Despite the popularity and success of neural networks in research, the number of resulting commercial or industrial applications have been limited. A primary cause of this lack of...
Daniel L. Ly, Paul Chow
FPGA
2009
ACM
343views FPGA» more  FPGA 2009»
15 years 9 months ago
Fpga-based face detection system using Haar classifiers
This paper presents a hardware architecture for face detection based system on AdaBoost algorithm using Haar features. We describe the hardware design techniques including image s...
Junguk Cho, Shahnam Mirzaei, Jason Oberg, Ryan Kas...
ICS
2009
Tsinghua U.
15 years 9 months ago
Parametric multi-level tiling of imperfectly nested loops
Tiling is a crucial loop transformation for generating high performance code on modern architectures. Efficient generation of multilevel tiled code is essential for maximizing da...
Albert Hartono, Muthu Manikandan Baskaran, C&eacut...
« Prev « First page 1259 / 1380 Last » Next »