Sciweavers

5802 search results - page 1006 / 1161
» Parallelizing Feature Selection
Sort
View
CLUSTER
2008
IEEE
15 years 11 months ago
Intelligent compilers
—The industry is now in agreement that the future of architecture design lies in multiple cores. As a consequence, all computer systems today, from embedded devices to petascale ...
John Cavazos
FCCM
2008
IEEE
165views VLSI» more  FCCM 2008»
15 years 11 months ago
Performance Analysis with High-Level Languages for High-Performance Reconfigurable Computing
High-Level Languages (HLLs) for FPGAs (FieldProgrammable Gate Arrays) facilitate the use of reconfigurable computing resources for application developers by using familiar, higher...
John Curreri, Seth Koehler, Brian Holland, Alan D....
155
Voted
HPCA
2008
IEEE
15 years 11 months ago
Speculative instruction validation for performance-reliability trade-off
With reducing feature size, increasing chip capacity, and increasing clock speed, microprocessors are becoming increasingly susceptible to transient (soft) errors. Redundant multi...
Sumeet Kumar, Aneesh Aggarwal
ICDCSW
2008
IEEE
15 years 11 months ago
Modeling Attack Behaviors in Rating Systems
Abstract— Online feedback-based rating systems are gaining popularity. Dealing with unfair ratings in such systems has been recognized as an important problem and many unfair rat...
Qinyuan Feng, Yafei Yang, Yan Lindsay Sun, Yafei D...
142
Voted
ISORC
2008
IEEE
15 years 11 months ago
A Flexible Trust Model for Distributed Service Infrastructures
Recent years have witnessed the emergence and rapid growth of distributed service infrastructures such as mobile ad hoc networks, P2P, PlanetLab and Grids. In such distributed inf...
Zhaoyu Liu, Stephen S. Yau, Dichao Peng, Yin Yin
« Prev « First page 1006 / 1161 Last » Next »