Sciweavers

5799 search results - page 293 / 1160
» Patterns Generate Architectures
Sort
View
WSCG
2001
108views more  WSCG 2001»
15 years 6 months ago
Co-Operative and Concurrent Blending Motion Generators
In this paper we will be describing a new animation architecture and its implementation in our system LIVE. This model introduces a new blending layer approach which uses several ...
Vincent Bonnafous, Eric Menou, Jean-Pierre Jessel,...
CGF
2010
98views more  CGF 2010»
15 years 4 months ago
Fast Generation of Pointerless Octree Duals
Geometry processing applications frequently rely on octree structures, since they provide simple and efficient hierarchies for discrete data. However, octrees do not guarantee dire...
Thomas Lewiner, Vinícius Mello, Adelailson ...
IPPS
2007
IEEE
15 years 11 months ago
QUKU: A FPGA Based Flexible Coarse Grain Architecture Design Paradigm using Process Networks
DSP applications can be suitably represented using Process Network Models. This paper uses a modification of Kahn Process Network to solve the problem of finding an optimum arch...
Sunil Shukla, Neil W. Bergmann, Jürgen Becker
DAC
2011
ACM
14 years 4 months ago
Enforcing architectural contracts in high-level synthesis
We present a high-level synthesis technique that takes as input two orthogonal descriptions: (a) a behavioral architectural contract between the implementation and the user, and (...
Nikhil A. Patil, Ankit Bansal, Derek Chiou
151
Voted
VLSID
2001
IEEE
164views VLSI» more  VLSID 2001»
16 years 5 months ago
An Efficient Parallel Transparent Bist Method For Multiple Embedded Memory Buffers
In this paper, we propose a new transparent built-in self-test ( TBIST ) method to test multiple embedded memory arrays with various sizes in parallel. First, a new transparent tes...
Der-Cheng Huang, Wen-Ben Jone, Sunil R. Das