Sciweavers

439 search results - page 61 / 88
» Performance Modeling of MANET Interconnectivity
Sort
View
CSUR
2006
147views more  CSUR 2006»
14 years 12 months ago
A survey of research and practices of Network-on-chip
resents a perspective on existing NoC research. We define the following abstractions: system, network adapter, network, and link to explain and structure the fundamental concepts. ...
Tobias Bjerregaard, Shankar Mahadevan
FMCAD
2006
Springer
15 years 3 months ago
Design for Verification of the PCI-X Bus
The importance of re-usable Intellectual Properties (IPs) cores is increasing due to the growing complexity of today's system-on-chip and the need for rapid prototyping. In th...
Haja Moinudeen, Ali Habibi, Sofiène Tahar
SIGOPS
2010
179views more  SIGOPS 2010»
14 years 6 months ago
Online cache modeling for commodity multicore processors
Modern chip-level multiprocessors (CMPs) contain multiple processor cores sharing a common last-level cache, memory interconnects, and other hardware resources. Workloads running ...
Richard West, Puneet Zaroo, Carl A. Waldspurger, X...
AINA
2007
IEEE
15 years 6 months ago
Trust Enhanced Secure Mobile Ad-Hoc Network Routing
In recent years, several trust and reputation models have been proposed to enhance the security of mobile ad hoc networks. However, they either fail to capture evidence of trustwo...
Venkatesan Balakrishnan, Vijay Varadharajan, Phill...
SAINT
2006
IEEE
15 years 5 months ago
Fluid-Based Analysis of a Network with DCCP Connections and RED Routers
In this paper, we model DCCP congestion control mechanism and RED as independent discrete-time systems using fluid-flow approximation. By interconnecting DCCP connections and RE...
Hiroyuki Hisamatsu, Hiroyuki Ohsaki, Masayuki Mura...