285 search results - page 21 / 57 » Performance and Functional Verification of Microprocessors |
157
Voted
ERSA
2009
15 years 1 months ago
2009
Abstract-- The paper presents the implementation of nonlinear least-squares regression in a Field Programmable Gate Array (FPGA) device. The implemented algorithm is very performan...
134
click to vote
FLAIRS
2001
15 years 5 months ago
2001
In this paper, we argue that KBS validation should not be limited to testing functional properties of the system, such as its input - output behavior, but must also address its dy...
115
Voted
DAC
2007
ACM
16 years 4 months ago
2007
ACM
Static worst-case execution time (WCET) analysis is done by modeling the hardware behavior. In this paper we describe a WCET analysis technique to analyze systems with function ca...
136
Voted
ICS
1999
Tsinghua U.
15 years 8 months ago
1999
Tsinghua U.
Instruction scheduling is an important compiler technique for exploiting more instruction-level parallelism (ILP) in high-performance microprocessors, and in this paper, we study ...
143
Voted
ISCAPDCS
2001
15 years 5 months ago
2001
One purpose of the end-user tools described in this paper is to give users a graphical representation of performance information that has been gathered by instrumenting an applica...